Chip Design

Helpful Links:
MOSIS
Converting Models Level 49 into Level 7 Pspice Models

Student/Staff NDA

Handouts:
Resistivity
Spice Parameter Summary
(blank)
KTC Noise

 

back to main page